ABSTRACT This paper presents a novel dynamic tracking algorithm to boost the energy quality of successive approximation register analog-to-digital converter (ADC) in bio-related applications. By introducing two tracking windows that are adjacent to prediction interval, the proposed algorithm can track down the input signal's variation range, automatically adjust the subrange interval, and then update prediction code. The 12-bit ADC is designed in a 0.13-µm CMOS process with a 0.6-V supply. Given a 41.5-Hz sinusoid signal, the proposed ADC exhibits 11.77 effective number of bit and 85.4-dB spur-free dynamic range at 10-kHz sample rate with a power consumption of 960 nW. Given an electrocardiogram (ECG) signal with baseline drift and vibrations, the ADC achieves 94.42% prediction accuracy. Also, dynamic tracking method provides an approach of ECG feature extraction in time domain.
I. INTRODUCTION
Taking advantage of input signal's feature helps analogto-digital converter (ADC) considerably improve energy efficiency. These applications including medical device for continuous real-time monitoring of human body keyfactors [1] and environmental parameters sensors have been carried out extensively in recent years. As the interface of analog and digital world, ADCs used in bio-related sensor nodes often transduce signals with short bursts of high activity follow by long idle periods. However, conventional converting algorithm like MSB-First first introduced in [2] hasn't take the input signal's feature into consideration. An electrocardiogram (ECG) [3] signal is a typical example as it exhibits a high-bandwidth feature called QRS complex [4] and relatively stable baseline. To make use of these low mean activity sensor signals, several approaches have been taken by designers to improve ADCs power efficiency. Asynchronous level-crossing ADCs [5] - [8] report times and DAC switch directions when signals across the up and down voltage levels. However, this kind of ADC structure requires local digital signal processors (DSP) to handle the unconventional asynchronous samples. LSB-first algorithm proposed in [9] suits low mean activity signal perfectly because very little code in adjacent samples are changed. Therefore, LSB-first algorithm scales down the overall power dissipation proportionally with variation of input signal. But if the input signal doesn't meet the restriction that it only changes slowly, the design can take up to 2N+1 bit-cycles for N bit conversion. Work in [10] and [11] predicts the subrange of ADCs. This method called incremental converting algorithm saves bitcycles per sample and reduces the switching power of the DAC array since they are predicting the bits with the largest capacitance [12] . Work in [13] and [14] is reconfigurable to the change of input signal to adjust the ADC's resolution. And when conversion is done, power gating technique is employed. Delta-modulate SAR (DMSAR) ADC [15] introduces 3 transducing functions to avoid unnecessary capacitors' switching. By employing 3 relatively big redundant capacitors, fine ADC conversion bitcycle is adaptive to the variation of successive sample points.
Both LSB-first algorithm and other predictive sensing method are started with an initial guess D of previous samples' information as illustrated in Fig. 1(a) As V IN 1 is located in the initial guess D formed prediction interval, predictive sensing and LSB-first algorithm based ADCs' higher bit conversion is skipped and bit-cycles is massively saved. However, baseline drift and unwanted disturbing drive input signal frequently cross these codedetermined prediction intervals. When input signal changes from V IN 1 to V IN 2 which is smaller than the prediction range, predictive sensing takes N + 2 bit-cycles for N bit conversion because initial guess D is not in the correct prediction interval. And uniform radix of DAC step size during ToMSB phase of the LSB-first algorithm makes ADC consume at least two more bit-cycles per sample point to complete the conversion. What's more, for fixed quantizing window, baseline drift and noise fluctuation would drive level-crossing ADCs frequently across these quantizing window boundaries. Therefore, levelcrossing ADC transduces signal of none interests phase. Also, high energy consumption of the DAC and comparators makes it difficult using in low power applications.
We proposed the dynamic tracking algorithm focusing on more realistic ECG signals with long period baseline drift and vibrations. Instead of employing a predefined window or enlarging the prediction range, we are aimed at dynamically tracking down the range of the prediction interval in up to 3 comparisons as illustrated in Fig. 1(b) . Also, the prediction result informs the system which phase of the input signal it is processing. And this method can be easily transplanted in nearly all prediction algorithms because it operates in the very beginning of quantizing and has no strict requirements in DAC array. The outline of this paper is as follows. Section II presents the idea of dynamic tracking. Circuit structure will be illustrated and explained in section III. Section IV discusses the simulation results and section V summarizes this paper.
II. DYNAMIC TRACKING ALGORITHM
For the predictive sensing system, prediction interval's location is fixed when initial guess code is loaded into DAC. And prediction range is defined by (1) for predicting higher M bits where V REF is the reference voltage of DAC array.
The main idea of dynamic tracking algorithm is tracking down input signal's variation range and prevent unnecessary switching. To do so, two tracking windows in same voltage range as prediction interval are employed only taking the cost of 2 redundant capacitors C R1 and C R2 as shown in Fig. 2(a) . The size of C R2 is two times larger than the size of C R1 . For the convenience of explanation, this procedure assumes the first initial guess code is ''1100000'' as illustrated in Fig. 2 Dynamic tracking algorithm's prediction period has two or three phases, denoted as P1, P2, and P3 as shown in Fig. 3 . Also, two redundant capacitors final states are illustrated in Fig. 3 . Redundant capacitors bottom plate are connected to V CM during the sampling period where V CM refers to common-mode voltage. In P1, 7-bit initial guess code is loaded to DAC after sampling V IN 1 and corresponding prediction interval is formed. Thus, the first test voltage is calculated with following equations: (4).
In this case, the comparator output is logic ''1'' which means V DAC is larger than V IN 1 and the initial guess code should be decreased. Inversely, if comparator output is logic ''0'', then the initial guess code should be increased. This comparison result directs the switching of redundant capacitor C R1 (SR1) shown in Fig. 3 (a) P1 to generate the next test voltage given by:
In P2, the subsequent comparator output is 0 indicating that V DAC is smaller than V IN 1 . Judgment code ''10'' implies that V IN 1 is located in correct prediction interval. In fact, two opposite direction switching denotes that the prediction is correct. Therefore redundant capacitor C R1 switch back to V CM (RR1) shown in Fig. 3 (a) and a subrange conversion is performed. The initial guess code of next sample point remains ''1100000''.
As for next sample point V IN 2 , same operations are conducted according to (4) , (5) 
This lower bound reference voltage of down tracking window enables ADC to distinguish if V IN 2 is in down tracking window. If the judgement code of first 3 comparisons is ''110'' as illustrated in Fig. 3(b) , the fact that V IN 2 is in the down tracking window is confirmed and its higher 7 bits code is updated as ''1011111''. Inversely, if the judgement code is ''001'' like V IN3 , the sampled point located in up tracking window is valid. However, it is wrong just simply reset C R1 and C R2 and transduce the lower bits because the subrange of V IN 2 is change into ''1011111'' whereas the DAC array is still loaded initial guess code ''1100000''. So we take advantage of these two redundant capacitors to form the reference voltage of tracking windows in Fig. 3(b) P3. When the judgement code ''110'' comes out, the second redundant capacitor C R2 remains its switching direction whereas the first redundant capacitor C R1 is reset to V CM (RR1). This switch scheme is able to form the tracking window's reference voltage instead of reloading the higher bits to DAC which may change many capacitors bottom plate voltage. At this example, 6 capacitors switches are avoided. After that, a subrange conversion is conducted, and initial guess code of next sample point automatically updates into ''1011111'' to keep the continuity of prediction. In these two cases shown in Fig. 3(a) and Fig. 3(b) , the prediction is considered to be right and ADC's higher 7 bits conversion is skipped as illustrated in Fig. 2(b) . Only the subrange of the full scale quantization are performed. However, if the judgement code is ''111'' or ''000'' which means sampled point is either lower than down tracking window or higher than up tracking window separately as V IN 4 and V IN 5 shown in Fig. 2(b) , ADC resets its prediction codes (RPC) and DAC array including two redundant capacitors, and transduce signal in MSB-first way as shown in Fig. 3(c) .
To fairly compare the energy consumption with predictive sensing methods, energy per bitcycle should be calculated. SAR ADC's main power consumption blocks include DAC capacitors, digital control logic and comparator. We assume that the power of digital circuit, E DIG , and the power of comparator, E COM , is not changed for each bitcyle. The power of DAC, E DAC , varies with the switching sequence in each step. Therefore, in case of a right prediction, the power consumption can be defined as [11] :
Where the E COM ,PR1 , E DIG,PR1 and E DAC,PR1 represent the power consumption of comparator, digital circuit and DAC as sample point is in the prediction interval. k is the numbers of lower bits to convert and n is the resolution of ADC. In this design, k is equal to 5 and n is equal to 12. Or:
Where the E COM ,PR2 , E DIG,PR2 and E DAC,PR2 represent the power consumption of comparator, digital circuit and DAC as sample point is in the observe window. On the other hand, the power consumption of a wrong prediction can be derives as:
Where the E COM ,PW , E DIG,PW and E DAC,PW represent the power consumption of comparator, digital circuit and DAC of a wrong prediction. Predictive sensing method only checks if the sample point is in the prediction interval as equation (7) (8) (9) . If not, ADC starts to perform in MSB-first way and power consumption is just like equation (13) (14) (15) .
Apparently, if the prediction accuracy is higher, more energy would be saved. In other words, number of bitcycles defines the ADC's performance of power consumption. And prediction accuracy determines the number of quantizing bitcyles in a single sample point's converting.
Note that dynamic tracking algorithm is not try to increase prediction accuracy by enlarging prediction range. Because prediction interval of any sizes would face the situation that two successive sample points distribute on the both sides of prediction interval boundaries. Also, large prediction range results in more bitcycles of lower bits conversion. And the redundant capacitor C R2 is necessary when sample point is the observe window. Single operation helps ADC avoid conversion error and resetting the whole system and processing in conventional way. Also, if the sample point is in the very location of prediction interval, C R2 stays still and LSB corresponding capacitors start to transduce.
III. DYNAMIC TRACKING SYSTEM ACHITECTURE
The architecture of the proposed dynamic tracking ADC and the corresponding DAC structure are depicted in Fig. 4 and Fig. 5 , respectively. This protocol chooses to predict higher 7 bits out of 12-bit resolution to meet the demand of DNL [16] requirement and guarantee the variation of adjacent signals is within the range of prediction interval. Note that bridge capacitor Cs needs to utilize trimming logic to calibrate the mismatch introduced by parasitic capacitors of Cs during chip fabrication. When sample period is over, the initial guess code is loaded into switch control cell to drive DAC generate the initialization reference voltage fed in the comparator. Following 2 comparisons is to identify if the sampled signal is in predefined prediction interval using one of the redundant capacitor C R1 .
If the first two switches are in the opposite direction, P_R1 turns logic ''1'' indicating that the sampled signal is within the correct prediction interval. Therefore, lower bits D 5:1 conversions are performed and ADC output code is a combination of load code D 12:6 and converting code D 5:1 . On the other hand, if the judgment code in prediction period is ''110'' or ''001'', P_R2 raises to logic ''1'' denoting the sampled data point in tracking window is affirmed. Obviously initial guess code in this situation needs to update through a 7-bit full-adder according to the switching direction of the redundant capacitors. Resetting the first redundant capacitor C R1 to V CM and remaining C R2 switching direction generates the corresponding subrange for lower 5 bits. ADC's output code is finalized as a combination of updated code D' 12:6 and converting code D 5:1 . Also, next initial guess code moves to D' 12:6 to keep its prediction continuity. However, if the judgement code is ''111'' or ''000'' for the condition that sampled point is beyond tracking window during the prediction procedure, the prediction is wrong and ADC prepares to reconstruct the initial guess code in the process of a MSB-first search conversion. Note that the End_sar is a mark signal when the whole quantizing process is over. On condition of a right prediction, ADC takes only 7-8 bit-cycles to complete the whole conversion.
Dynamic tracking algorithm ignores the location distribution of sampled points that are within one prediction range. Therefore, both the power consumption and the number of bitcycles scale logarithmically when transducing signals with low mean activity. The best-case conversion, where the initial guess is in the correct prediction interval uses just 2 + D bitcycles where D is the low bits need to convert. The worst-case conversion uses 3 + N bitcycles as incoming signal is beyond the tracking window where N refers to ADC's resolution. Properly choosing the range of track window, we can track down the ECG signal's long period baseline perfectly even severe baseline drift is presented as shown in Fig. 6 . The two stage comparator used in our proposed design is show in upper part of Fig. 7 . Stage 1 is a differential amplifier in open loop application. This kind of amplifier obtains relatively high voltage gains in low quiescent current supported by transistor M3 for the load resistance enhancing technology. The second stage is a strongARM latch [17] . It offers a convenient method to couple a voltage to be regenerated by a pair of cross-coupled inverters. As regeneration is complete, the latch draws zero quiescent power consumption.
Transistors M4-M9 is worked as switches and eol signal indicates the comparison of each clock is over. As depicted in Fig. 7 , the strongARM latch is in reset state in clk signal's logical low phase. The latch circuit is initialized and two parasitic capacitors at output node are precharged. This initializes the source and drains of M5-M8 all to the same potential. At the same time, in eol's logical low phase, the pre-amplifier amplifies the applied differential input voltage on to the latch's input node. When latch enters regeneration state in clk's logical high phase, the comparison of this period is done and pre-amplifier is in reset state, simultaneously. Although the strongARM latch is not reset immediately, no static consumption is wasted. As in a right prediction case, the power gating technique is applied to shut down power consumption of comparator and digital circuit. The power gating time sequence is shown in the lower part of Fig. 7 and End_sar signal indicates the SAR logic is done. When End_sar signal turns high indicating the transducing process is over, power gating circuit drives clk signal and eol signal into logical low and logical high, separately. Therefore, comparator is shut down and ADC's digital circuit remains constant.
IV. SIMULATION RESULTS
A protocol was designed in 0.13 µm CMOS process. A screenshot of proposed 12 bit ADC is shown in Fig. 8 . Fully-differential floor plan helps restrain common mode interference from digital logic and power supply system. The capacitive DAC is implemented using metal-oxide-metal (MOM) capacitors. And unit capacitor value of 51fF is conservatively chosen to bound DNL well below 1 LSB. The area of core circuit layout is 0.126mm 2 . The Fig. 9 shows representative FFT spectra taken at the 41.5Hz sinusoid signal with a 0.6V supply. Also, signal-to-noise-and-distortion ratio (SNDR) and the spur-free dynamic range (SFDR) against Fin are plotted. This ADC system exhibits 11.77 effective number of bit (ENOB) and 85.4dB SFDR which implies dynamic tracking algorithm linearity is sufficient.
Power consumption of post-layout simulation denotes that, the digital circuit and DAC array consume 30.6% and 45.6% of the total power dissipation, separately. Whereas the analog blocks, including the pre-amplifier and strongARM latch, consumes less than 23.8% since average bitcyles of comparison are massively decreased and power gating technique shuts down power consumption when conversion is done. Note that more than 70% of DAC power consumption is from the phase of loading initial guess code. Because the top-plate voltage of DAC array is formed by initial guess code. Therefore, this value may be much smaller than reference voltage. Large V results in lager power consumption of capacitors.
The Walden figure of merit [18] is calculated in table 1 at effective number of bits (ENOB) of 11.77 and an input sinusoid sampled at frequency 10 kHz. This post-simulated FoM given in table 1 may be considered close to the best case FoM since most of the sample points predict correctly, resulting in low P. Fig. 10 illustrates the dynamic tracking ADC's response fed in ECG input of MIT arrhythmia database [19] recording 101. We resampled the download ECG signal in a fix sample rate of 500 Hz. Output codes represent a sufficient approximate accuracy compared with raw ECG input. Also, two correct prediction conditions P_R1 and P_R2 perfectly tracking down the ECG's baseline under severe baseline drift.
When the prediction is correct, ADC's higher bit conversion is skipped, and then bit-cycles are reduced. The prediction accuracy is calculated with the following equation:
Where N P R 1 , N P R 2 and N TOT stand for the number of P_R1 conditions, number of P_R2 conditions and number of total sample points, respectively. Therefore, with the 94.42% prediction accuracy, 7.7 mean bit-cycles per sampling is achieved.
To demonstrate the superior power-saving feature of dynamic tracking algorithm over prediction with predefined window, another 2 test cases are performed to show the significant difference in prediction accuracy. Obviously, with the increase of input signal's frequency, variation between adjacent sample data points enlarges under a fixed sample rate of 10 kHz. When the sinusoid signal's frequency is lower than 28Hz, dynamic tracking ADC achieves 100% prediction accuracy whereas the predefined window ADCs fall to 35.66%. Also, the prediction accuracy of the former one declines slower than the later one. Note that the prediction accuracy is only determined by the variation value of two adjacent sample point. When the schematic of DAC array is fixed, the prediction interval is fixed. However, the variation value is influence by sampling rate and signal amplitude. If the sampling phase and signal amplitude are larger, the variation between adjacent sample points is larger as well. The prediction accuracy performance of Fig. 10 is under 10K Hz sampling rate and full swing sinusoid input signal. At this sense, this algorithm could be well used in low frequency signals. If the sampling rate increases to 200 kHz, frequency under 600 Hz of a sinusoid signal would maintain 100% prediction accuracy.
To emphasise the continuous prediction ability and universality of dynamic tracking method, we give proposed ADC and predefined window ADC a series of slope signals with different gradient. Fig. 12(b) shows the prediction accuracy against ratio of the adjacent sample points' variation and the prediction range. When the signal's variation is smaller than the prediction range, dynamic tracking ADC maintains 100% prediction accuracy whereas the predefined window ADC linearly drops to 1.52%. In fact, adjacent sample points frequently crossing these code-determined prediction interval force predefined window ADC's prediction accuracy descend massively. If the variation is somehow larger than the range of the prediction interval, for example, ratio 1.4 forces the former one decrease to 56.52% prediction accuracy whereas the later one falls to 0 when ratio over 1. Table 1 compares this work with recently published eventdriven ADCs [5] , LSB-first algorithm based ADC [9] and predictive sensing ADCs [15] . This ADC achieves a high ENOB of 11.77 at 0.6 V supply voltage. Dynamic tracking down the variation range of successive sample points instead of the predefined interval makes this work have a better prediction accuracy. Also, our design has relatively small chip area and low power consumption at 10 kHz sampling rate. However, the total power consumption can be further reduced. Digital circuit has relatively large leakage power when sampling rate is down to sub-kHz. Therefore, low-leakage bitcycling logic would be more power-friendly. And digital circuit's power supply voltage can be further decreased [20] .
V. CONCLUTION
We have designed the 12 bits SAR ADC utilizing proposed dynamic tracking algorithm in 0.13 µm CMOS technology. By enveloping the low mean activity parts of the input signal, the design saves energy and bit-cycles per sample point logarithmically. Also, this algorithm is highly transplantable to other prediction methods without any additional circuity requirements. High prediction accuracy in sinusoids and slop overload signals makes it more suitable in data-dependent ADCs. And this method has the potential to do ECG signal's feature extraction. 
